ELSEVIER

Microprocessing and Microprogramming 41 (1996) 771–772

Microprocessing and Microprogramming

Author index to volume 41 (1995/1996)

Ahn, G.S., see Park, J.S. 121–136
Anguita, D. and Gomes, B.A., Mixing floating- and fixed-point formats for neural network learning on neuroprocessors 757–770
Arora, R.K. and Khanna, V.K., Design of a kernel for implementing communication protocols 469–485
Arrouye, Y., Scope: An extensible interactive environment for the performance evaluation of parallel systems 609–623

Barker, H.A., Grant, P.W. and Song, J., A graphical simulator for programmable logic controllers based on Petri nets 737–756
Basu, S.K., Datta Gupta, J. and Datta Gupta, R., On synthesizing cube and tree for parallel processing 273–288
Broggi, A. and Gregoretti, F., Performance evaluation and optimization in low-cost cellular SIMD systems 659–678

Catthoor, F. and Moonen, M., Parallel programmable architectures and compilation for multi-dimensional processing 333–337
Catthoor, F., see De Greef, E. 409–423
Chang, Y.-I., A hybrid distributed mutual exclusion algorithm 715–731
Chu, W., Vassiliadis, S. and Delgado-Frias, J.G., The multi-associative branch target buffer: a cost effective BTB mechanism 211–225
Conde, D., Menéndez, R., Harbour, M.G. and Gregorio, J.A., A two-level programming strategy for distributed systems 541–554

Datta Gupta, J., see Basu, S.K. 273–288
Datta Gupta, R., see Basu, S.K. 273–288
De Greef, E., Catthoor, F. and De Man, H., Mapping real-time motion estimation type algorithms to memory efficient, programmable multi-processor architectures 409–423
Delgado-Frias, J.G., see Chu, W. 211–225
De Man, H., see De Greef, E. 409–423
Dewhurst, R.J. and Shan, Q., An improved algorithm for evaluation of the product of an exponential function with an error function complement 733–736
Dirkx, E., see Liu, W. 681–689
Dózsa, G., see Kacsuk, P. 625–643
Duboux, T., Ferreira, A. and Gastaldo, M., A scalable design for VLSI dictionary machines 359–372

Essink, G., see Vissers, K.A. 373–390

Fadgyas, T., see Kacsuk, P. 625–643
Feautrier, P., Compiling for massively parallel architectures: a perspective 425–439
Ferreira, A., see Duboux, T. 359–372

Gastaldo, M., see Duboux, T. 359–372
Gomes, B.A., see Anguita, D. 757–770
Gorlatch, S., From transformations to methodology in parallel program development: A case study 571–588
Grant, P.W., see Barker, H.A. 737–756
Gregoretti, F., see Broggi, A. 659–678
Gregorio, J.A., see Conde, D. 541–554

Harbour, M.G., see Conde, D. 541–554
Hoare, C.A.R., The logic of engineering design 525–539
Hsu, Y.-C., see Huang, S.-H. 501–519
Huang, S.-H., Hsu, Y.-C. and Oyang, Y.-J., A new scheduling algorithm for synthesizing the control blocks of control-dominated circuits 501–519

Janssen, P.J.M., see Vissers, K.A. 373–390
Jhunjhunwala, A., see Parthasarathi, R. 193–209
Joshi, R.K. and Ram, D.J., Parset: A language construct for system independent parallel programming on distributed systems 245–259

Kacsuk, P., Dózsa, G. and Fadgyas, T., Designing parallel programs by the graphical language GRAPNEL 625–643

Elsevier Science B.V.

Khalid, H., A neural network-based replacement strategy for high performance computer architectures 691–702
Khanna, V.K., see Arora, R.K. 469–485
Kim, M.-K., Yoon, H. and Maeng, S.R., Bit-permute multistage interconnection networks 449–468
Kneip, J., Ohmacht, M., Rönner, K. and Pirsch, P., Architecture and C + +-programming environment of a highly parallel image signal processor 391–408
König, J. and Thiele, L., Algorithm–architecture co-design by example: a coprocessor for on-line arithmetic 339–357
Kwak, J.-C. and Moon, S., Two-dimensional specification of queries in object-oriented databases 227–244

Lin, J.-M. and Tsai, S.R., Supporting user mobility in the Distributed Logical Machine System 315–330
Liu, W., Dirkx, E., Petit, G. and Tiberghien, J., Modelling and performance assessment of large ATM switching networks on loosely-coupled parallel processors 681–689

Macii, E. and Poncino, M., Using connectivity and spectral methods to characterize the structure of sequential logic circuits 487–500
Maeng, S.R., see Kim, M.-K. 449–468
Mayer-Lindenberg, F., A parallel computer based on simple DSP modules 301–314
Menéndez, R., see Conde, D. 541–554
Milligan, P. and Winter, S., Guest editorial 523–524
Mital, D.P., see Song, Q. 289–299
Moon, S., see Kwak, J.-C. 227–244
Mooneri, M., see Catthoor, F. 333–337

Nikolos, D., see Vergos, H.T. 153–169

Ohmacht, M., see Kneip, J. 391–408
Orlando, S. and Perego, R., Exploiting partial replication in unbalanced parallel loop scheduling on multicomputers 645–658
Oyang, Y.-J., see Huang, S.-H. 501–519

Papadopoulos, C.V., On the routing of signals in parallel processor meshes 171–189
Park, J.S. and Ahn, G.S., A software-controlled prefetching mechanism for software-managed TLBs 121–136
Parthasarathi, R. and Jhunjhunwala, A., Modified straight division: A computer implementation of multiple-precision division 193–209
Perego, R., see Orlando, S. 645
Petit, G., see Liu, W. 681–689
Pirsch, P., see Kneip, J. 391–408
Poncino, M., see Macii, E. 487–500
Popp, O., see Vissers, K.A. 373–390
Posch, R. and Pucher, F., An experimental mixed purpose network 263–271
Pucher, F., see Posch, R. 263–271

Ram, D.J., see Joshi, R.K. 245–259
Rauber, T. and Rünger, G., Deriving structured parallel implementations for numerical methods 589–623
Ravikumar, C.P. and Vedi, N., Heuristic and neural algorithms for mapping tasks to a reconfigurable array 137–151
Riddersma, E., see Vissers, K.A. 373–390
Romanovsky, A., Application specific conversation schemes for ADA programs 703–713
Rönner, K., see Kneip, J. 391–408
Rünger, G., see Rauber, T. 589–623

Shan, Q., see Dewhurst, R.J. 733–736
Shen, H., Parallel *k*-set mutual range-join in hypercubes 443–448
Smits, W.J.M., see Vissers, K.A. 373–390
Song, J., see Barker, H.A. 737–756
Song, Q., Teoh, E.K. and Mital, D.P., Multilayered neural network implementation on transputer systolic array 289–299
Spies, F., Modeling of optimal load balancing strategy using queueing theory 555–570

Teoh, E.K., see Song, Q. 289–299
Thiele, L., see König, J. 339–357
Tiberghien, J., see Liu, W. 681–689
Tsai, S.R., see Lin, J.-M. 315–330

Van Gerwen, P.H.J., see Vissers, K.A. 373–390
Vassiliadis, S., see Chu, W. 211–225
Vaughan, J.G., Incorporating job sizes in distributed load balancing 111–119
Vedi, N., see Ravikumar, C.P. 137–151
Veendrick, H.J.M., see Vissers, K.A. 373–390
Vergos, H.T. and Nikolos, D., Efficient fault tolerant cache memory design 153–169
Vissers, K.A., Essink, G., Van Gerwen, P.H.J., Janssen, P.J.M., Popp, O., Riddersma, E., Smits, W.J.M. and Veendrick, H.J.M., Architecture and programming of two generations video signal processors 373–390

Winter, S., see Milligan, P. 523–524

Yoon, H., see Kim, M.-K. 449–468

ELSEVIER

Microprocessing and Microprogramming 41 (1996) 773–774

Microprocessing and Microprogramming

Subject index to volume 41 (1995/1996)

Ada	703
Addressing scheme	211
Algorithm–architecture co-design	339
Architectural template	409
Asynchronous transfer mode	681
Automatic parallelization	425
Autonomous	391
Bit selection	211
Block-oriented video algorithms	409
Boltzmann machines	137
Branch target buffer	211
BTB	211
Buffer size	211
Cache memory	153, 691
Channel dependency	171
Clients/servers	703
Concurrent programming	703
Connectionless protocol	469
Connection-oriented protocol	469
Control-dominated circuit synthesis	501
Conversations	703
Critical section	715
Data comparison	443
Dictionary machine	359
Direct mapping	211
Discrete event dynamic system	737
Distributed algorithms	715
Distributed logical machine systems	315
Distributed operating systems	315
Distributed parallel program	245
Distributed scheduling	111
Distributed systems	111
Division	339
Fast algorithms	733
Fault-tolerance	153
Fiber link application	263
Field Programmable Gate Array (FPGA)	263
Fine-grain parallelism	373
Finite state machine	487
Finite state machines	501
Fixed-point format	757
Folding	211
Fourier transform	273
Front-end processor	469
Full associative	211
Functional equivalence	449
GCD	339
Hashing	211
High-level synthesis	501
Hit ratio	211
Hybrid algorithms	715
Hypercube	273, 443
Image processing	391
Information distribution	111
Interconnection network	409
Job migration	315
Kernel	469
Language construct	245
Load balancing	111, 359
Load sharing	111
Locality	715
Logical machine migration	315
Long integer arithmetic	339
Loosely coupled distributed system	245
Mapping	137
Massively parallel compilers	425

Elsevier Science B.V.

MBTB 211
Memory size and transfer optimization 409
Multi-associative branch target buffer 211
Multi-dimensional processing 333
Multiple-precision division 193
Multiplication 339
Multistage interconnection networks 449
Mutual exclusion 715

Network 263
Neural network 289
Neural networks 691, 757
Neural optimization 137
Neuroprocessors 757
Numerical calculations 733

Object-oriented databases 227
On-line arithmetic 339
Operational faults 153
Operation chaining 501
Overall prediction accuracy 211

Parallel algorithm 273, 443
Parallel architecture 273
Parallel computers 301
Parallel data structures 359
Parallelizing compiler 391
Parallel language extension 391
Parallel programmable architectures 333
Parallel programming 301
Parallel simulation 681
Parallel VLSI RISC processor 391
Parset 245
Performance availability 153
Performance evaluation 681, 691
Permutation 443
Petri nets 737
Predictor 691
Prefetching 121
Processor architecture 193
Processor networks 301
Programmable logic controller 737
Programmable processors 373
Programmable VSP's 409

Range-join 443
Real-time video processing 373
Rearrangeable networks 449
Reconfigurable processors 137
Round-off errors 733
Routing algorithm 449
Routing deadlocks 171
Rule-based systems 737

Scheduling 137, 501
Schema graph 227
Sequential circuit 487
Set associative 211
Set size 211
Shared memory architecture 391
Signed-digit arithmetic 193
SIMD controlling 391
Simulation 737
Software fault tolerance 703
Software-managed TLB 121
Sorting 273
Spectral analysis 487
Straight division 193
Synchronization 715
System independence 245
Systolic array 289

Topological equivalence 449
Trace-driven simulation 121, 691
Transputer 289
Transputer link 263
Tree 273
Two-phase job scheduling 111

Venn diagram 227
Video distribution system 263
Virtual channels 171
Visual query language 227
VLSI 359
VLSI layout 273
VLSI processor arrays 339

Warp system architecture 171
Wormhole message routing 171

Yield improvement 153